

Contact:
Louie Yan
PR Manager
(408) 943-2817
LRY@cypress.com

For Immediate Release

Cypress Announces Synplicity Support for Programmable Physical Layer Devices

Smooth Integration Between Synplify® and Warp® Software Simplifies PSI™-Programmable PHY Device Implementation

SAN JOSE, California, June 8, 2001 — Cypress Semiconductor Corporation (NYSE:CY) today announced that designers can use Synplicity's (Nasdaq: SYNP) Synplify® and Synplify Pro™ VHDL and Verilog synthesis software with Cypress's Programmable Serial Interface (PSI™) family of programmable PHYs. The Synplify environment is easily integrated with Cypress's popular Warp® development tools, providing Synplicity's customers with access to the Cypress family of programmable communications devices in Synplify software's familiar, device-independent environment.

Devices in the PSI family enable copper and optical data transport for network infrastructure equipment across a variety of standards such as SONET/SDH OC-48, InfiniBand™, Gigabit Ethernet, Fibre Channel, and HDTV. The first two devices sampling today in this family target SONET/SDH OC-48, InfiniBand and custom backplane applications.

The integration of the Synplify software and Warp allows customers to enter designs in the Synplify environment, which leverages Synplicity's Behavior Extracting Synthesis Technology® (B.E.S.T.™) algorithms to achieve optimum results. The resulting netlist can then be read directly into Cypress's Warp environment, which provides fitting and mapping capabilities.

"This is the first time that PHYs, logic and memory are available through a single software interface to designers," said Rich Kapusta, strategic marketing manager at Cypress. "Synplicity's large installed customer base will have access to Cypress's PSI family of programmable PHYs while continuing to enjoy the benefits of the Synplify synthesis technology in a familiar environment."

"We are pleased to add support for Cypress's PSI family," said Joe Gianelli, channel marketing director at Synplicity. "Synplicity is committed to providing support for a broad range of programmable devices in our products. The integration of the Synplify and Synplify Pro synthesis solutions and Cypress's Warp will help enable new and current users to quickly and efficiently synthesize and obtain better results for their programmable PHY devices."

-MORE-

Customers will require a license for the Synplify software. Evaluation copies of Synplify and Synplify Pro software are available at <http://www.synplicity.com/downloads/download1.html>. Cypress's Warp software is available at <http://www.cypress.com/pld/warp.html>. More details are available at <http://www.cypress.com/pld/synplicity>.

About Synplify

First introduced in 1995, Synplicity's Synplify synthesis tool represents a new breed of technology, designed independently of existing academic or commercial code, and features the company's innovative B.E.S.T. algorithms. The tool accepts industry-standard Verilog and VHDL descriptions, and produces optimized implementations for programmable devices from many leading vendors. Designed to deliver the highest quality of results, Synplify is also extremely fast and easy-to-use. It includes a built-in language-sensitive editor and optional graphical (block diagram) analysis tool that gives direct feedback for fast design debug.

About Cypress's PSI Family

PSI devices combine the flexibility, predictable timing, and ease-of-use of Cypress CPLDs with a PHY, communications memory and phase-locked loops (PLLs). Cypress's Warp software enables a seamless programming interface to allow design engineers to easily integrate custom IP with the PHY via HDL blocks, HDL text, or graphical state machines.

The devices in the PSI family provide a programmable interface to a PHY that is compatible with various physical layer transmission media – fiber optic modules, copper cables and circuit board traces. Along with optimized communications memory (such as dual-ported and FIFO memories), logic and PLLs, the ICs will provide parallel programmable I/Os supporting LVCMOS, LVTTL, 3.3 Volt PCI, SSTL2, SSTL3, HSTL, and GTL+ inputs. The combined serial bandwidth of 200 Mbps to 12 Gbps will allow PSI devices to meet the requirements of a broad range of market segments. More details on the PSI family are available at <http://www.cypress.com/psi>.

About Cypress

Cypress Semiconductor is "Driving the Communications Revolution"™ by providing high-performance integrated circuit solutions to fast-growing markets, including data communications, telecommunications, computation, consumer products, and industrial control. With a focus on emerging communications applications, Cypress's product portfolios include high-speed data communications ICs; networking-

optimized and micropower static RAMs; high-bandwidth multi-port and FIFO memories; high-density programmable logic devices; timing technology solutions; and controllers for Universal Serial Bus (USB).

More than two-thirds of Cypress's sales come from fast-growing communications markets and dynamic companies such as Alcatel, Cisco, Ericsson, Lucent, Motorola, Nortel Networks, and 3Com. Cypress's ability to mix and match its broad portfolio of intellectual property enables targeted, integrated solutions for high-speed systems that feed bandwidth-hungry Internet applications. Cypress aims to become the preferred silicon supplier for Internet switching systems and for every Internet data stream to pass through at least one Cypress IC.

Cypress employs more than 4,700 people worldwide with international headquarters in San Jose, California. Its shares are listed on the New York Stock Exchange under the symbol CY. More information about Cypress is accessible electronically on the company's worldwide Web site at <http://www.cypress.com> or by CD-ROM (call 1-800-858-1810).

#

“Safe Harbor” Statement under the Private Securities Litigation Reform Act of 1995: Statements herein that are not historical facts are “forward-looking statements” involving risks and uncertainties, including by not limited to: the effect of global economic conditions, shifts in supply and demand, market acceptance, the impact of competitive products and pricing, product development, commercialization and technological difficulties, and capacity and supply constraints. Please refer to Cypress's Securities and Exchange Commission filings for a discussion of such risks.

Synplicity, Synplify and Behavior Extracting Synthesis Technology are registered trademarks of Synplicity, Inc. B.E.S.T. and Synplify Pro are trademarks of Synplicity, Inc. *Warp* is a registered trademark of Cypress Semiconductor. Programmable Serial Interface, PSI and “Driving the Communications Revolution” are trademarks of Cypress Semiconductor.